Wednesday, July 27, 2011

PRBS signal power calculations using sinc squared function integration

The power in a PRBS NRZ signal is expressed as a sinc squared function of the independent variable x. In order to calculate the power in this signal from 0 to some arbitrary x a definite integral of the sinc squared function has to be found. This is not an easy task. Having searched the web for ready solutions of this problem very few relevant references were found. Therefore a technique was evolved from series expansions of the sinc and sinc squared functions. The accuracy of the estimates found by using this technique is completely dependent on the engineer. We found that using just four or five terms in the expansion allowed us to calculate to within accuracies of interest to us. The technical report can be found in the engineer's corner in the SPG website located at http://www.signalpro.biz.

9 comments:

  1. Valuable information and excellent design you got here! I would like to thank you for sharing your thoughts and time into the stuff you post!! Thumbs up
    Analog IC Design

    ReplyDelete
  2. Very nice information in this thread. I agree with MR.Daven Ch.
    Thanks for sharing this blog.

    ReplyDelete
  3. Wonderful post. Full of information and very easy to understand. I love this post. Very useful information on the topic.

    ReplyDelete
  4. Very nice blog. Information is very good and effective. Thanks for sharing it.

    ReplyDelete
  5. These tips are wonderful and are also very helpful for those people who are new in this field. I am a student and i like these tips so thanks to the admin.

    ReplyDelete
  6. Very nice post. I love information in this post. This post is really effective for me because i am a student and it will help me a lot

    ReplyDelete
  7. This is a wonderful blog. I had never seen a post like this one. It is very informative. Great work.

    ReplyDelete
  8. In a "structured ASIC" design, the logic mask-layers of a device are predefined by the ASIC vendor (or in some cases by a third party). Design differentiation and customization is achieved by creating custom metal layers that create custom connections between predefined lower-layer logic elements. "Structured ASIC" technology is seen as bridging the gap between field-programmable gate arrays and "standard-cell" ASIC designs. Because only a small number of chip layers must be custom-produced, "structured ASIC" designs have much smaller non-recurring expenditures (NRE) than "standard-cell" or "full-custom" chips, which require that a full mask set be produced for every design.

    ReplyDelete
  9. These tips are wonderful and are also very useful for those who are new to this area. I am a student and I like these tips so thanks admin.

    ReplyDelete